PIC18F65J11-I/PT【PDF 10/332 页】IC PIC MCU FLASH 16KX16 64TQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3879

6页 7页 8页 9页 [10页]11页 12页 13页 14页

2010 Microchip Technology Inc.

DS39774D-page 107

PIC18F85J11 FAMILY

8.7

8-Bit Data Width Mode

In 8-Bit Data Width mode, the external memory bus

operates only in Multiplexed mode; that is, data shares

the 8 Least Significant bits of the address bus.

Figure 8-6 shows an example of 8-Bit Multiplexed

mode for 80-pin devices. This mode is used for a single

8-bit memory connected for 16-bit operation. The

instructions will be fetched as two 8-bit bytes on a

shared data/address bus. The two bytes are sequen-

tially fetched within one instruction cycle (TCY).

Therefore, the designer must choose external memory

devices according to timing calculations based on

1/2 TCY (2 times the instruction rate). For proper mem-

ory speed selection, glue logic propagation delay times

must be considered, along with setup and hold times.

The Address Latch Enable (ALE) pin indicates that the

address bits, AD<15:0>, are available on the external

memory interface bus. The Output Enable signal (OE)

will enable one byte of program memory for a portion of

the instruction cycle, then BA0 will change and the

second byte will be enabled to form the 16-bit instruc-

tion word. The Least Significant bit of the address, BA0,

must be connected to the memory devices in this

mode. The Chip Enable signal (CE) is active at any

time that the microcontroller accesses external

memory, whether reading or writing. It is inactive

(asserted high) whenever the device is in Sleep mode.

This generally includes basic EPROM and Flash

devices. It allows table writes to byte-wide external

memories.

During a TBLWT instruction cycle, the TABLAT data is

presented on the upper and lower bytes of the

AD<15:0> bus. The appropriate level of the BA0 control

line is strobed on the LSb of the TBLPTR.

FIGURE 8-6:

8-BIT MULTIPLEXED MODE EXAMPLE

AD<7:0>

A<19:16>(1)

ALE

D<15:8>

373

A<19:0>

A<x:1>

D<7:0>

WR(2)

Note 1:

The upper order address bits are only used 20-bit address width. The upper AD byte is used for all

address widths except 8-bit.

This signal only applies to table writes. See Section 7.1 “Table Reads and Table Writes”.

WRL

D<7:0>

PIC18F85J11

AD<15:8>(1)

Address Bus

Data Bus

Control Lines

BA0

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式